

UMA & Optimus Schematics Document

Sandy Bridge

Intel PCH

2010-08-16

REV : SB

DY :None Installed
UMA:UMA platform installed
OPS:Optimus

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number

LA470

Rev

SB

Date: Tuesday, September 07, 2010

Sheet 1 of 103

##OnMainBoard

VRAM
2GB/1GB/512MB
88, 89, 90, 91

DDR3
800MHz

NVIDIA

N12P-GE/GV
N12M-GE

83, 84, 85, 86, 87

The diagram shows a single rectangular block with a green border. Inside the block, the text "IO BD" is written in a large, bold, italicized black font. Below it, in a smaller, regular black font, is the text "(Cardreader+Audio+USB)".



PCH Strapping Huron River Schematic Checklist Rev.0_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable Danbury: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

USB Table

PCIE Routing

LANE1	Mini Card2 (WWAN)
LANE2	Onboard LAN
LANE3	Card Reader
LANE4	Mini Card1 (WLAN)
LANE5	USB3.0
LANE6	Intel GBE LAN
LANE7	Dock
LANE8	Mini Card3 (WWAN)

SATA Table

SATA	
Pair	Device
0	HDD1
1	HDD2
2	N/A
3	N/A
4	ODD
5	ESATA

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA / USB CHARGER
9	USB Ext. port 2
10	USB Ext. port 3
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

Processor Strapping Huron River Schematic Checklist Rev.0_7

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to Embedded DisplayPort. 1: Enabled - An external Display Port device is connectd to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	

POWER PLANE	VOLTAGE	Voltage Rails	
		ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_OPAKCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

SMBus ADDRESSES

I ² C / SMBus Addresses		Ref Des	HURON RIVER ORB		
Device			Address	Hex	Bus
EC SMBus 1 Battery CHARGER					BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP					SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI					PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

<div>Core Design</div>			
<div>緯創資通</div>		<div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>Table of Content</div>			
<div>Size A3</div>	<div>Document Number</div>	<div>Rev</div>	
<div>LA470</div>		<div>SB</div>	
<div>Date</div>	<div>Tuesday, September 07, 2010</div>	<div>Sheet</div>	<div>3 of 103</div>

SSID = CPU


Note:
EDP_ICOMPO and EDP_COMPIO should not be left floating.

Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

If HPD is disabled while eDP interface is still enabled, connect it to CPU VCCIO via a 10-k ohm pull-up resistor on the motherboard. This signal can be left as no connect if entire eDP interface is disabled.

NOTE.
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

WWW.AliSaler.Com



<Core Design>


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (PCIe/DMI/FDI)**





Size A3 Document Number **LA470** Rev **SB**

Date: Tuesday, September 07, 2010 Sheet 4 of 103

SSID = CPU




Disabling Guidelines:
If motherboard only supports external graphics:
Connect DPLL_REF_SSCLK on Processor to GND through 1K +/- 5% resistor.
Connect DPLL_REF_SSCLK# on Processor to VCCP through 1K +/- 5% resistor power (~15 mW) may be wasted.




<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU (THERMAL/CLOCK/PM)		
Size A3	Document Number LA470	Rev SB
Date: Tuesday, September 07, 2010	Sheet 5 of 103	


SSID = CPU



WWW.AliSaler.Com




WWW.AliSaler.Com



SANDY


CORE SUPPLY

SENSE LINES



Title			
CPU (VCC CORE)			
Size	Document Number		Rev
Custom	LA470		SB
Date:	Tuesday, September 07, 2010		Sheet 8 of 103

SSID = CPU





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				CPU (VCC GFXCORE)		Rev SB
Size A3	Document Number LA470					
Date: Tuesday, September 07, 2010		Sheet 9		of 103		

SSID = CPU



5	4	3	2	1
D				
C				
B				
A				

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

XDP

Size

Document Number

Rev

A3

LA470

SB

Date: Tuesday, September 07, 2010

Sheet 11 of 103

(Blanking)

<Core Design>




		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010		Sheet 12 of	103

(Blanking)

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>LA470</div>	Rev <div>SB</div>
Date: Tuesday, September 07, 2010		Sheet 13 of 103

SSID = MEMORY



M_A_DQS#[7:0] 6
M_A_DQS#[7:0] 6

M_A_DIM0_ODT0
M_A_DIM0_ODT1

15,37 DDR3_DRAMRST#

0D75V_S0

M_A A0	98	A0
M_A A1	97	A1
M_A A2	96	A2
M_A A3	95	A3
M_A A4	92	A4
M_A A5	91	A5
M_A A6	90	A6
M_A A7	89	A7
M_A A8	88	A8
M_A A9	85	A9
M_A A10	107	A10/AP
M_A A11	84	A11
M_A A12	83	A12
M_A A13	119	A13
M_A A14	80	A14
M_A A15	78	A15
M_A A16/BA2	79	A16/BA2
M_A DQ0	109	BA0
M_A DQ1	108	BA1
M_A DQ2	5	DQ0
M_A DQ3	7	DQ1
M_A DQ4	15	DQ2
M_A DQ5	17	DQ3
M_A DQ6	4	DQ4
M_A DQ7	6	DQ5
M_A DQ8	16	DQ6
M_A DQ9	21	DQ7
M_A DQ10	23	DQ8
M_A DQ11	33	DQ9
M_A DQ12	35	DQ10
M_A DQ13	22	DQ11
M_A DQ14	24	DQ12
M_A DQ15	34	DQ13
M_A DQ16	36	DQ14
M_A DQ17	39	DQ15
M_A DQ18	41	DQ16
M_A DQ19	51	DQ17
M_A DQ20	53	DQ18
M_A DQ21	40	DQ19
M_A DQ22	42	DQ20
M_A DQ23	50	DQ21
M_A DQ24	52	DQ22
M_A DQ25	57	DQ23
M_A DQ26	59	DQ24
M_A DQ27	67	DQ25
M_A DQ28	69	DQ26
M_A DQ29	68	DQ27
M_A DQ30	68	DQ28
M_A DQ31	70	DQ29
M_A DQ32	129	DQ30
M_A DQ33	131	DQ31
M_A DQ34	141	DQ32
M_A DQ35	143	DQ33
M_A DQ36	132	DQ34
M_A DQ37	132	DQ35
M_A DQ38	140	DQ36
M_A DQ39	142	DQ37
M_A DQ40	147	DQ38
M_A DQ41	148	DQ39
M_A DQ42	157	DQ40
M_A DQ43	159	DQ41
M_A DQ44	146	DQ42
M_A DQ45	146	DQ43
M_A DQ46	158	DQ44
M_A DQ47	160	DQ45
M_A DQ48	163	DQ46
M_A DQ49	165	DQ47
M_A DQ50	175	DQ48
M_A DQ51	177	DQ49
M_A DQ52	164	DQ50
M_A DQ53	166	DQ51
M_A DQ54	174	DQ52
M_A DQ55	176	DQ53
M_A DQ56	181	DQ54
M_A DQ57	183	DQ55
M_A DQ58	191	DQ56
M_A DQ59	193	DQ57
M_A DQ60	180	DQ58
M_A DQ61	182	DQ59
M_A DQ62	192	DQ60
M_A DQ63	194	DQ61
M_A DQS#0	104	DQS#0
M_A DQS#1	27	DQS#1
M_A DQS#2	45	DQS#2
M_A DQS#3	62	DQS#3
M_A DQS#4	135	DQS#4
M_A DQS#5	152	DQS#5
M_A DQS#6	169	DQS#6
M_A DQS#7	186	DQS#7
M_A DQS#0	12	DQS#0
M_A DQS#1	29	DQS#1
M_A DQS#2	47	DQS#2
M_A DQS#3	64	DQS#3
M_A DQS#4	137	DQS#4
M_A DQS#5	154	DQS#5
M_A DQS#6	171	DQS#6
M_A DQS#7	188	DQS#7
ODT0	116	ODT0
ODT1	120	ODT1
VREF_CA	126	VREF_CA
VREF_DQ	1	VREF_DQ
RESET#	30	RESET#
VTT1	203	VTT1
VTT2	204	VTT2

DDR3-204P-109-GP
62.10017.X51
2nd = 62.10017.R91
3rd = 62.10017.V61

SB_0819

NP1	NP1
NP2	NP2
RAS#	110
WE#	113
CAS#	115
CS0#	114
CS1#	121
CKE0	73
CKE1	74
CK0	101
CK0#	103
CK1	102
CK1#	104
DM0	11
DM1	28
DM2	46
DM3	63
DM4	136
DM5	153
DM6	170
DM7	187
SDA	200
SCL	202
EVENT#	198
VDDSPD	199
SA0	197
SA1	201
NC#1	77
NC#2	122
NC#TEST	125
VDD1	75
VDD2	76
VDD3	81
VDD4	82
VDD5	87
VDD6	88
VDD7	93
VDD8	94
VDD9	99
VDD10	100
VDD11	105
VDD12	111
VDD13	112
VDD14	117
VDD15	118
VDD16	123
VDD17	124
VSS	2
VSS	3
VSS	8
VSS	9
VSS	13
VSS	14
VSS	19
VSS	20
VSS	25
VSS	26
VSS	31
VSS	32
VSS	37
VSS	38
VSS	43
VSS	44
VSS	48
VSS	49
VSS	54
VSS	55
VSS	60
VSS	61
VSS	65
VSS	66
VSS	71
VSS	72
VSS	127
VSS	128
VSS	133
VSS	134
VSS	138
VSS	139
VSS	144
VSS	145
VSS	150
VSS	151
VSS	155
VSS	156
VSS	161
VSS	162
VSS	167
VSS	168
VSS	172
VSS	173
VSS	178
VSS	179
VSS	184
VSS	185
VSS	189
VSS	190
VSS	195
VSS	196
VSS	205
VSS	206

M_A_RAS# 6
M_A_WE# 6
M_A_CAS# 6
M_A_DIM0_CS#0 6
M_A_DIM0_CS#1 6
M_A_DIM0_CKE0 6
M_A_DIM0_CKE1 6
M_A_DIM0_CLK_DDR0 6
M_A_DIM0_CLK_DDR#0 6
M_A_DIM0_CLK_DDR1 6
M_A_DIM0_CLK_DDR#1 6

PCH_SMBDATA 15,20,65,66
PCH_SMBCLK 15,20,65,66
TS#_DIMM0_1 15

SA0 DIM0
SA1 DIM0

1D5V_S3

SCD1U10V2KX-5GP
SCD2DU10V3KX-1GP

TC1401

C1403
C1404
C1405
C1406
C1407
C1408
C1409
C1410

ST330U2VDM-4GP

C1411
C1412
C1413
C1414
C1415
C1416
C1417

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SA0_DIM0
SA1_DIM0

Thermal EVENT
TS# DIMM0_1

SODIMM A DECOUPLING

1D5V_S3

TC1401

C1403
C1404
C1405
C1406
C1407
C1408
C1409
C1410

ST330U2VDM-4GP

C1411
C1412
C1413
C1414
C1415
C1416
C1417

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP
SCD1U10V2KX-5GP

Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30
If SA0_DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR3-SODIMM1**

Size: **LA470**

Date: **Wednesday, September 07, 2010**

Sheet: **14** of **103**

Rev: **SB**

WWW.AliSaler.Com








Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
DDR3-SODIMM2			
Size Custom	Document Number		Rev
	LA470		SB
Date:	Tuesday, September 07, 2010	Sheet 15 of	103

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DDR3-SODIMM2			
Size	Document Number		Rev
A4	LA470		SB
Date:	Tuesday, September 07, 2010		Sheet 16 of 103



SSID = PCH



4 DMI_RXN[3:0] <<<<
4 DMI_RXP[3:0] <<<<
4 DMI_TXN[3:0] <<<<
4 DMI_TXP[3:0] <<<<

FDI_TXN[7:0] 4
FDI_TXP[7:0] 4

Deep S4/S5 Supported

Deep S4/S5 Not Supported

Signal Routing Guideline:
DMI_ZCOMP keep W=4 mils and routing length less than 500 mils.
DMI_IRCOMP keep W=4 mils and routing length less than 500 mils.



PCH1C

Cougar Point

DMI
FDI

System Power Management

DMI0RXN
DMI1RXN
DMI2RXN
DMI3RXN
DMI0RXP
DMI1RXP
DMI2RXP
DMI3RXP
DMI0TXN
DMI1TXN
DMI2TXN
DMI3TXN
DMI0TXP
DMI1TXP
DMI2TXP
DMI3TXP
DMI_ZCOMP
DMI_IRCOMP
DMI2RBIAS
SUSACK#
SYS_RESET#
SYS_PWROK
PWROK
APWROK
DRAMPWROK
RSMRST#
SUSWARN#/SUSPWRDNACK/GPIO30
PWRBTN#
ACPRESENT/GPIO31
BATLOW#/GPIO72
RI#
COUGAR-GP-U2-NF

3 OF 10

FDI_RXN0
FDI_RXN1
FDI_RXN2
FDI_RXN3
FDI_RXN4
FDI_RXN5
FDI_RXN6
FDI_RXN7
FDI_RXP0
FDI_RXP1
FDI_RXP2
FDI_RXP3
FDI_RXP4
FDI_RXP5
FDI_RXP6
FDI_RXP7
FDI_TXN0
FDI_TXN1
FDI_TXN2
FDI_TXN3
FDI_TXN4
FDI_TXN5
FDI_TXN6
FDI_TXN7
FDI_TXP0
FDI_TXP1
FDI_TXP2
FDI_TXP3
FDI_TXP4
FDI_TXP5
FDI_TXP6
FDI_TXP7

FDI_INT
FDI_FSYNC0
FDI_FSYNC1
FDI_LSYNC0
FDI_LSYNC1



DSWVRMEN
DPWROK
WAKE#
CLKRUN#/GPIO32
SUS_STAT#/GPIO61
SUSCLK/GPIO62
SLP_S5#/GPIO63
SLP_S4#
SLP_S3#
SLP_A#
SLP_SUS#
PMSYNCH
SLP_LAN#/GPIO29

A18 DSWODVREN
E22 PCH_DPWROK
B9 <<< PCIE_WAKE# 31,65,66
N3 <<< PM_CLKRUN# 27
G8 PM_SUS_STAT# 1 TP1901 TPAD14-GP
N14 SUS_CLK R1913 0R2J-2-GP >>> PCH_SUSCLK_KBC 27
D10 PM_SLP_S5# 1 TP1902 TPAD14-GP
H4 SLP_S4#_R R1914 0R2J-2-GP >>> PM_SLP_S4# 27,46
F4 SLP_S3#_R R1915 0R2J-2-GP >>> PM_SLP_S3# 27,36,37,47,92
G10 PM_SLP_A# 1 TP1903TPAD14-GP
G16 PM_SLP_SUS# 1 TP1904TPAD14-GP
AP14 H_PM_SYNC <<< H_PM_SYNC 5
K14 PM_SLP_LAN# 1 TP1905TPAD14-GP
TP1906 TPAD14-GP


VccDSW3_3
DPWROK
VccSUS3_3
RSMRST#

For platforms not supporting Deep S4/S5

- 1.VccSUS3_3 and VccDSW3_3 will rise at the same time (connected on board)
- 2.DPWROK and RSMRST# will rise at the same time (connected on board)
- 3.SLP_SUS# and SUSACK# are left as 'no connect'
- 4.SUSWARN# used as SUSPWRDNACK/GPIO30



This signal has an internal pull-up resistor




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			PCH (DM I/FDI/PM)	
Size	Document Number	Rev		SB
A3	LA470			
Date:	1 Tuesday, September 07, 2010	Sheet	19	of 103

SSID = PCH




緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		PCH (PCI-E/SMBUS/CLOCK/CL)		Rev	SI
Size A3	Document Number LA470				
Date:	Tuesday, September 07, 2010		Sheet 20 of	103	




WWW.AliSaler.Com



WWW.AliSaler.Com



WWW.AliSaler.Com



SSID = PCH



<Core Design>

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title PCH (VSS)

Size A3 Document Number LA470 Rev SB

Date: Tuesday, September 07, 2010 Sheet 25 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4


Document Number
LA470

Rev
SB




Date: Tuesday, September 07, 2010

Sheet 26 of 103

Thermal sensor



4 WIRE PWM Fan Control circuit




<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
THERMAL SENSOR SMSC EMC2103

Size A3	Document Number LA470	Rev S1
Date: Tuesday, September 07, 2010	Sheet 28 of 103	




WWW.AliSaler.Com

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		Codec ALC272	
Size	Document Number	Rev	
Custom	LA470	SB	
Date:	Tuesday, September 07, 2010	Sheet	29 of 103

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Audio AMP			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010	Sheet	30	of 103

(Blanking)

<Core Design>

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A4</div>	<div>LA470</div>		<div>SB</div>
<div>Date: Tuesday, September 07, 2010</div>		<div>Sheet</div>	<div>33 of 103</div>

(Blanking)

<Core Design>		
<div>緯創資通</div>		<div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>LA470</div>	Rev <div>SB</div>
Date: Tuesday, September 07, 2010		Sheet 34 of 103

D



C

0

B

3

A

A

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB 3.0 Controller

Size

A3

Document Number	
-----------------	--

LA470


Rev

S

Date: Tuesday, September 07, 2010



Sheet 35 of 103

Power Sequence



SSID = Reset.Suspend

Run Power



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu,
Taippei Hsien 221, Taiwan, R.O.C.


Power Plane Enable		
LA470	Rev	SB
Document Number	1	1
Date: Tuesday, September 07, 2010	Sheet	36 of 103

S3 Power Reduction Circuit Processor VREF DQ Implementation



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title			
ADAPTER			
Size A3	Document Number	Rev	SB
	LA470		
Date:	Tuesday, September 07, 2010	Sheet 37 of	103



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	DCIN JACK		
Size	Document Number	LA470	Rev SB
Date:	Tuesday, September 07, 2010	Sheet 38 of 103	1



DY ???

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **BATT_CONN**

Size Document Number **LA470** Rev **SB**


Date: Tuesday, September 07, 2010 Sheet 39 of 103

AD+ total power	R1	R2	AD+ total power	R1	R2
65w	187k	49.9k	80w	137k	49.9k
90w	121k	49.9k			




WWW.AliSaler.Com






<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DC/DC CPU CORE3_NCP6131			
Size	Document Number	LA470	Rev
			SB
Date:	Tuesday, September 07, 2010	Sheet	44 of 103



TPS51218 for 1D05V



$$V_{out} = 0.704V * (R1 + R2) / R2$$


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title TPS51218_1D05V

Size Document Number Rev SB

Date: Tuesday, September 07, 2010 Sheet 45 of 103



RT9026 for 0D75V_S3




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

TPS51128 1D5V & RT9026PFP-GP_0D75V


Title	Document Number	Rev
Size	46	SB
Date: Tuesday, September 07, 2010	Sheet	103




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		PWM_1D8V_RT8015B	
Size	Document Number	LA470	Rev
			SB
Date:	Tuesday, September 07, 2010	Sheet	47 of 103



RT8208A for VCCSA





$$V_{out} = 0.75 * (1 + R1/R2)$$



VCCSA_SEL	VCCSA_PWR
L	0.9V
H	0.8V

SSID = VIDEO


LVDS CONNECTOR




For EMI request
Close to LVDS connector




Panel BL brightness/Power En/BL En



CAMERA POWER



SSID = VIDEO



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LCD Connector

Size

Document Number

LA470

Rev

Date: Tuesday, September 07, 2010

Sheet 49

103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

eDP

Size

Document Number

Rev

A3LA470SB

Date: Tuesday, September 07, 2010

Sheet 52 of 103

(Blanking)

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title <div>S-VIDEO</div>	
Size <div>A4</div>	Document Number <div>LA470</div>
Date <div>Tuesday, September 07, 2010</div>	Rev <div>SB</div>
Sheet 53 of 103	

(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010		Sheet 54 of	103

SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ITP

Size
A4

Document Number

LA470


Rev
SB

Date: Tuesday, September 07, 2010


Sheet 55 of 103

SSID = SATA

SATA HDD Connector




ODD Connector



SUPPORT ZERO SATA ODD

SATA Zero Power ODD






<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		HDD/ODD	
Size	Document Number	Rev	
A3	LA470	SB	
Date:	Tuesday, September 07, 2010	Sheet	56 of 103


USB Power





INTERNAL STEREO SPEAKERS

Port G



<Core Design>



緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		MIC/SPEAKER/AUDIO JACK	
Size	42	Document Number	LA470
Rev	SB	Date	Tuesday, September 07, 2010
Sheet	58	of	100

LAN Connector

FOR CO-LAY GIGA Lan Transformer




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
RJ45 / Transformer		
Size	Document Number	Rev
A3	LA470	SB
Date:	Tuesday, September 07, 2010	Sheet 59 of 103


```
SSID = Flash.ROM
```

SPI FLASH ROM (4M byte) for PCH



SSID = RBATT



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page				

Flash/RTC

Size
A3

Document Number


LA470Rev
SB

Date: Tuesday, September 07, 2010


Sheet 60 of 103

SSID = USB

IO Board USB Power



Sub-USB Board Power



(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB 3.0 Port

Size

Document Number

Rev

A3LA470SB

Date:

Tuesday, September 07, 2010

Sheet

62

of

103

WWW.AliSaler.Com

3D3V_BT_S0 20100706

U6301

1 OUT

2 GND

3 NC#3

4 EN

5 IN

G5240B1T1U-GP

74.05240.A7F

2nd = 74.07534.A7F

EC6302

SCD1U16V2KX-3GP

3D3V_BT_IN

R6301

0R2J-2-GP

BLUETOOTH_EN 27

C6302

SC4D7U6D3V3KX-GP

3D3V_BT_S0

BT1

7

1

2

3

4

5

6

8

3D3V_BT_S0

BT_LED 1

USB_PN3 18

USB_PP3 18

TP6301

TPAD14-GP

ACES-CON6-1-GP-U1

20.F0772.006

2nd = 20.F1804.006

TP6309 1 BLUETOOTH_EN

TP6311 1 3D3V_BT_S0

TP6312 1 USB_PP3


TP6313 1 USB_PN3

EC6302 put near BLUE1 / all USB put one choke near connector by EMI request

緯創資通

Sheet 63 of 103

Finger Printer Connector



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

Size

A4

Document Number

LA470

Rev


SB

Date: Tuesday, September 07, 2010

Sheet 64 of 103

SSID = Wireless

Mini Card Connector(802.11a/b/g/n)





<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
MINICARD(WLAN)/ITP CONN			
Size A3	Document Number	Rev	
	LA470	S	
Date	Tuesday, September 07, 2010	Sheet	65 of 103

Mini Card Connector(WWAN)



緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Size A3	Document Number LA470	Rev SE
Date: Tuesday, September 07, 2010	Sheet 66 of 103	

(Blanking)

<Core Design>


<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A4</div>	<div>LA470</div>		<div>SB</div>
<div>Date: Tuesday, September 07, 2010</div>		<div>Sheet 67 of 103</div>	

Power button LED




SB_0902


LED Bord CONN.



Power button LED(White)




POWER LED



CHARGER LED




WIRELESS_LED





TP LED




VGA LED



CHARGER LED ORG



SB_0825



SB_0825


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

LED Bard/Power Button		
File	LA470	Rev SB
Size	Document Number	
Date	Tuesday, September 07, 2010	Sheet 66 of 103

SSID = KBC

Internal KeyBoard Connector




20100705

* Membrane Pin Out Top View :

PIN #	7	11	13	18	14	10	17	15	16	4	23	22	19	20	21	24	12	1	8	9	5	6	3	2
As-sign	D 1	D 2	D 3	D 4	D 5	D 6	D 7	D 8	D 9	D 10	D 11	D 12	D 13	D 14	D 15	D 16	S 1	S 2	S 3	S 4	S 5	S 6	S 7	S 8

<<<KROW[0..7] 27
>>>KCOL[0..15] 27


SSID = Touch.Pad



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Key Board/Touch Pad
Size	Document Number	Rev	
A3	LA470	SB	
Date:	Tuesday, September 07, 2010	Sheet	69 of 103



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A4


Document Number

LA470

Rev
SB

Date: Tuesday, September 07, 2010

Sheet 70 of 103



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size
A4

Document Number

LA470

Rev
SB

Date: Tuesday, September 07, 2010

Sheet 71 of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

Document Number

Rev

A3LA470SB

Date:

Tuesday, September 07, 2010

Sheet

72

of

103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

Document Number

Rev

A3

LA470

SB

Date:


Tuesday, September 07, 2010

Sheet

73

of

103



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CARD Reader CONN

Size
A3

Document Number
LA470

Rev
SB

Date: Tuesday, September 07, 2010

Sheet 74 of 103

5	4	3	2	1
D				
C				
B				
A				

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

New Card

Size

Document Number

Rev

A3

LA470

SB

Date: Tuesday, September 07, 2010

Sheet 75 of 103

(Blanking)

<Core Design>		
<div>緯創資通</div>		<div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>LA470</div>	Rev <div>SB</div>
Date: Tuesday, September 07, 2010		Sheet 76 of 103

(Blanking)


<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>LA470</div>	Rev <div>SB</div>
Date: Tuesday, September 07, 2010		Sheet 77 of 103

(Blanking)

<Core Design>		
<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>LA470</div>	Rev <div>SB</div>
Date: Tuesday, September 07, 2010		Sheet 78 of 103


G-Sensor



STMicro LIS34AL: 74.00034.0BZ
ADXL335 : 74.00335.0BZ

Layout Comment :

- (1) Place C483, C484, Q46, R528, R530, C479, C476, R509, R508 close to U55.
- (2) Avoid routing under DCDC switching area.



	ADXL322	
	LIS244AL	No Accel
	LIS34AL	
R530	NO_ASM	ASM
R509	ASM	ASM
All other	ASM	NO_ASM

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			G-Sensor	
Size	Document Number	LA470		Rev
Custom				SB
Date:	Tuesday, September 07, 2010	Sheet	79	of 103

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

Document Number

Rev

A4

LA470

SB

Date: Tuesday, September 07, 2010

Sheet 80 of 103




(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010		Sheet 81 of	103


IO Board CONN 80 pin

USB1







Mars:
Exchange ODD and ESATA differential pair each other.

USB Board CONN.









I/O Board CONN.



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


IO Board Connector		
Size A3	Document Number LA470	Rev SB
Date: Tuesday, September 07, 2010	Sheet 82	of 103



DC tolerance $\pm 75\text{mV}$
AC tolerance $\pm 50\text{mV} < 100\text{MHz}$



FBCLK Termination	R8504-R8507
N12P	Sutff 162 ohm 64.16205.GIL
N12M	Sutff 243 ohm 64.24305.GIL





FBCLK Termination place on VRAM side







«Core Design:

Title			
VRAM CHANNEL-A			
Size A2	Document Number	LA470	Rev S1
Date:	Tuesday, September 07, 2010	Sheet 89 of	103



VIDEO FRAME BUFFER PORT C

Wistron Corporation			
21F, 8B, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taiwan, R.O.C.			
VRAM CHANNEL-C			
Size	Document Number	Rev	
A2	LA470	SB	
Date	Tuesday, September 07, 2010	Sheet	90 of 103



VIDEO FRAME BUFFER PORT C

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taiwan 300, R.O.C.

Title **VRAM CHANNEL-C**

Size A2 Document Number **LA470** Rev **SB**

Date: Tuesday, September 07, 2010 Sheet 91 of 103


```
SSID = PWR.Plane.Regulator_GFX
```



```
Frequency setting
470K  -->165KHz
200K  -->323KHz
100K  -->500KHz
```

<Core Design>


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **DC/DC_VGA_CORE_RT8208A**


Size	Document Number	Rev
	1A47	

Date: Tuesday, September 07, 2010 Sheet 92 of 103


+3VS to 3.3V_DELAY Transfer




1D5V_VGA_S0



1.05V to 1.05V_VGA_S0 Transfer



+3VS to 1.8V Transfer



1D8V_S0_NV = IFPA_IOVDD & IFPB_IOVDD, it should be the latest ramp up rail.

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

DISCRETE VGA POWER			
Size	Document Number	LA470	Rev
Date: Tuesday, September 07, 2010	Sheet	93	of 103
SB			

(Blanking)

(Blanking)

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT Switch

Size

Document Number

Rev

A3LA470SB

Date:

Tuesday, September 07, 2010

Sheet







95

of

103

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>TOUCH PANEL</div>		
Size <div>A4</div>	Document Number <div>LA470</div>	Rev <div>SB</div>
Date: Tuesday, September 07, 2010		Sheet 96 of 103



(Blanking)



<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Change History			
Size A4	Document Number LA470		Rev SB
Date:	Tuesday, September 07, 2010	Sheet 98 of	103


(AC mode)

Timing diagram for KBC GPIOs and other signals during power-up. The diagram shows various signals like KBC_GPIO36, TP551125, PCH, KBC_GPIO43, KBC_GPIO04, AC_PWRBTN_EC#, KBC_PWRBTN_EC#, KBC_GPIO84, KBC_GPIO16, KBC_GPIO71, KBC_GPIO30, KBC_GPIO66, KBC_GPIO95, TP551218, CPU, UHA GFX CORE Power, KBC_GPIO53, CPU CORE Power, ISL62883, KBC_GPIO14, KBC_GPIO47, KBC_LRESET#, and KBC_GPIO45. It includes timing points T1 through T55 and various delay specifications.


[illegible]




PCH SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Change History			
Size A4	Document Number LA470		Rev SB
Date:	Tuesday, September 07, 2010	Sheet 103 of	103